INTRODUCTION AND PRELIMINARY DEFINITIONS
The results obtained in this paper grew from an attempt to generalize the main theorem of [1] . There it was shown that any circuit injection (a 1-1 onto edge map f such that if C is a circuit then f (C) is a circuit from a 3-connected (not necessarily finite)) graph G onto a graph G is induced by a vertex isomorphism, where G is assumed to not have any isolated vertices.
In the present article we examine the situation when the 1-1 condition is dropped (Chapter 1). An interesting result then is that the theorem remains true for finite (3-connected ) graphs G but not for infinite G.
In Chapter 2 we retain the 1-1 condition but allow the image of f to be first an arbitrary matroid and second a binary matroid.
Throughout this paper we will assume that graphs are undirected without loops or multiple edges and not necessarily finite unless otherwise stated. We will denote the set of edges of a graph G by E(G) and the set of vertices of G by V (G). We will also use the notation G = (V, E) to indicate V = V (G), E = E(G) when G is a graph. The graph G : A will be the graph with edge set A and vertex set V (G). The abuse of language of referring to a set of edges S as a graph (usually a subgraph of a given graph) will be tolerated where it is understood that the set of vertices of such a graph is simply the set of all vertices adjacent to any edge of S.
A subgraph P of a graph G is a suspended chain of G if |V | ≥ 3, |V | finite and there exists two distinct vertices v 1 , v 2 ∈ V , the endpoints of P such that
where V = V (P ). We shall also refer to the set of edges of P as a suspended chain. The notation C (v) will be used to indicated the set of edges adjacent to the vertex v in a given graph.
A circuit surjection f of G onto G , denoted by f : G → G , is an onto map of the edge set of G onto the edge set of G such that if C is a circuit of G then f (C) is a circuit of G . We also understand the terminology f : G → G is a circuit surjrction to preclude the possibility of G having isolated vertices.
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Chapter 1
CIRCUIT SURJECTIONS ONTO GRAPHS
Lemma 1.1 Let f : G → G be circuit surjection where G is 2-connected and G is not a circuit. Let e be an edge of G . Then if C is circuit of G such that C contains at least one element of f −1 (e) then C contains every element of f −1 (e).
Proof.
First, we note that G is 2-connected since if e 1 , e 2 are two distinct edges of G then f (C) is a circuit which contains e 1 and e 2 where C is any circuit of G which contains h 1 , h 2 such that
Let v 1 , v 2 be the vertices adjacent to e. Let P (v 1 , v ) be a path in G of minimal length such that v is a vertex of degree greater than 2. Define
FACT 1. Any circuit of G which contains e must contain one and only one element of S.
Let a α , α ∈ I be the elements of S and let
one and only α ∈ I.
Let C 0 be a circuit which contains an edge of A. We will show that the assumption C 0 ⊃ A leads to a contradiction of Fact2. Denote by B the
(since |I| = |S| ≥ 2, this is possible) and let d ∈ D. Since G is 2-connected and d / ∈ C 0 there is a path P 3 (q 0 , q 1 ), d ∈ P 3 (q 0 , q 1 ) where q 0 , q 1 are distinct vertices of C 0 and P 3 (q 0 , q 1 ) is edge disjoint from C 0 . Denote by P 1 (q 0 , q 1 ) and P 2 (q 0 , q 1 ) the two paths such that C 0 = P 1 (q 0 , q 1 ) ∪ P 2 (q 0 , q 1 ). Now
would be a circuit which violates Fact 2. Thus P i ∩ A = Ø(P i ∩ B = Ø), and
where either i = 1, j = 2, or j = 1, i = 2, say, the former ( Fig. 1) .
Suppose now there exists an edge k ∈ A, k / ∈ C 0 . Now k ∈ P 3 is impossible since if that were the case then P 3 ∪ P 2 would be a circuit which violates Fact 2. Thus k is edge disjoint from G , where G is the subgraph of G consisting of P 3 ∪ P 1 ∪ P 2 . Since G is 2-connected there exists a path P 4 (t 0 , t 1 ) in G such that k ∈ P 4 (t 0 , t 1 ), t 0 , t 1 are distinct vertices of G and P 4 (t 0 , t 1 ) is edge disjoint from G . We now show that no matter where t 0 , t 1 fall on G a contradiction to Fact 2 arises. For if G has a t 0 − t 1 path P 5 disjoint from B ∪ D, then P 4 ∪ P 5 is a circuit intersecting A and hence P 4 intersects some A α . Since P 4 can be extended to a circuit intersecting B (resp. D) this contradicts Fact 2. If G has no such path P 5 , then it has a t 0 − t 1 path intersecting both B and D and that path union P 4 contradicts Fact 2.
Theorem 1.1 Let f : G → H be a circuit surjection, where G is 2-connected and H is not a circuit. Then f is the composite of three maps
, where k is a 1-1 onto edge map which preserves circuits in both directions (a "2-isomorphism" of [8] when G is finite), h is an onto edge map obtained by replacing suspended chains by single edges (which preserves circuits in both directions) and q is a circuit injection.
We note that the theorem implies that f −1 (e) is a finite set for each edge of H and thus H must be infinite if G is infinite.
Theorem 1.1 follows from the fact that (by Lemma 1.1) for any e ∈ H, any two edges of f −1 (e) form a minimal cut set (cocycle) It is apparent that f −1 (e) can thus be transformed into a suspended chain by a sequence of 2-switchings. This establishes Theorem 1.1 for finite G. Theorem 1.1 also holds for infinite G by the same method used in Theorem 4.1 of [3] (where Whitney's 2-isomorphism theorem [8] is extended to the infinite case).
Theorem 1.2 Let f : G → G be a circuit surjection, where G is finite and 3-connected. Then f is induced by a vertex isomorphism.
Proof.
We will show that G cannot be a circuit. For assume G is a
no circuit and thus |f −1 (G − {e i })| < n, i = 1, . . . , k, where e 1 , . . . , e k are the edges of G . But each of G, i.e., each element of E occurs in exactly k − 1
)n, and thus |E| < Proof. Theorem 1.1 implies that f must be a 1-1 map so the result follows from [1].
Construction
An n-connected graph which has a circuit surjection onto a 3-circuit may be obtained from a sequence of disjoint 2-way infinite paths P 1 , P 2 , . . . , such that each vertex of P i is "connected" to P i+1 by a tree as indicated in Fig. 2 for n = 4. (The mapping which takes each edge labeled i onto e i , i = 1, 2, 3, defines the circuit surjection onto the 3-circuit with edges e 1 , e 2 , and e 3 ) 8 Chapter 2
CIRCUIT INJECTIONS ONTO MATROIDS

Terminology and Notation
A matroid M is an ordered pair of sets {S, C }, where S = Ø, C ⊆ 2 S , which satisfies the following two axioms. Axiom I. A, B ∈ C , A ⊆ B implies We can assume without loss of generality that S = S , f is the identity map and C ⊆ C for a circuit injection f . Then f is nontrivial if C is properly contained in C .
We denote by A ⊕ B the mod 2 addition of set A and B which is defined to be the set (A ∪ B) − (a ∩ B).
A matroid (S, C ) is a binary matroid if for all
and an arbitrary set C ⊆ 2 S we denote by < C > the collection of all sets A such that there exists k ≥ 1, C 1 , . . . , C k ∈ C and A = C 1 ⊕ · · · ⊕ C k .
We denote by < C > min the minimal elements of < C >, i.e., the elements A ∈< C > such that B ∈< C >, B ⊆ A ⇒ B = A. A useful theorem of matroid theory [5, Sects. 1 and 5.3] is that {S, < C > min } is a binary matroid for arbitrary C ⊆ 2 S .
We denote the rank of a matroid by r(M ). If A ∈ C exists such that |A| = r(M ) + 1 we call A a Hamiltonian circuit of M , and we call M Hamiltonian.
Condition for Trivial/Nontrivial Circuit Injections
We would like to establish conditions on a graph G such that all circuit injections f : G M → N are trivial, where N is first assumed to be an arbitrary matroid and second assumed to be a binary matroid. (We note that if N is assumed to be a graphic matroid, i.e., N = G M for some graph G then the theorem of [1] implies that G 3-connected is a condition when ensures no nontrivial circuit injection exists).
Since the addition of an isolated vertex to a graph G has no effect on G M we assume (without loss of generality) that G has no isolated vertices throughout this section to simplify the statements of the theorems.
Remark.
The fact that if M is a Hamiltonian matroid (or in particular Proof. Let the cells of M be the edges of G; let the circuits of M be C ∪ L , where C is the set of circuits of G and L is the set of all bases of G, and let f be the identity map. Then f is a nontrivial circuit injection (the matroid M is the so-called truncation of G see [7] ).
Since matroids of arbitrarily large connectivity exist without
Hamiltonian circuits (the duals of complete graphs are one example 1 ) there is no general matroid analogue to the result of [1]. We note that M is never a binary matroid in the construction of Theorem 2.1.
A more interesting result is obtained when we restrict M to be an arbitrary matroid, G a graphic matroid.
DEFINITION. Let the order of a graph G be n. We say G is almost
Hamiltonian if every subset of n − 1 vertices is contained in a circuit.
Theorem 2.2 Let the order of G be even. Then "no nontrivial circuit injec-
where B is binary" is true iff G is Hamiltonian.
Let the order of G be odd. Then "no nontrivial circuit injection f :
exists where B is binary" is true iff G is almost Hamiltonian.
We abbreviate "no nontrivial circuit injection f : G M → B exists, where B is binary" by saying "G has no nontrivial map." To prove the theorem we need the following Lemma 2.1 G has no nontrivial map implies "if v 1 , . . . , v n are vertices of odd degree in S, for any subgraph S of G, then there exists a circuit C of G such that v 1 , . . . , v n are vertices of C."
Let C be the set of circuits of G, S a subset of edges of G.
We take the definition of connectivity for matroids from [4, 6] . A property of this definition is that the connectivity of a matroid equals the connectivity of its dual and also the connectivity of the matroid G n M associated with the complete graph on n vertices G n approaches ∞ as n → ∞. Thus the duals of the complete graphs have arbitrarily large connectivity.
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identity map, will be a circuit injection unless C ⊆ C , i.e., unless there exists A ∈< C ∪ {S} > min , C ∈ C and A is properly contained in C, i.e., unless
Now if S has a vertex v of odd degree in S then C =< C ∪ {S} > min so f will be a nontrivial circuit injection unless (2.1) holds. But v of odd degree in S implies v will be of odd degree in S ⊕ C 1 ⊕ · · · ⊕ C k and thus v must be contained in C. (If vertex q is of even degree in S then all edges adjacent to it could cancel in S ⊕ C 1 ⊕ · · · ⊕ C k and thus q / ∈ C is possible).
Corollary 2.1 G has no nontrivial map implies G is 2-connected.
Proof.
We show given q 1 = q 2 , vertices of G, there exist C ∈ C with q 1 , q 2 vertices of C. First assume there exists the edge e = (q 1 , q 2 ) in G. Then taking S = {e} in the hypothesis of Lemma 2.3 yields C. Otherwise choose an edge a adjacent to q 1 and an edge b adjacent to q 2 (since G has no isolated vertices this is possible) and put S = {a, b} to get C.
We prove the implications of Theorem 2.2 separately in the following two lemmas.
Lemma 2.2 |G| = 2N and G has no nontrivial map ⇒ G is Hamiltonian; |G| = 2N + 1 and G has no nontrivial map ⇒ G is almost Hamiltonian.
Proof. Let C be a circuit of G and let G have no nontrivial map, |G| odd or even. Proof. Case 1. |G| = 2N + 1. Suppose otherwise, i.e., let f : (E, C ) → (E, C ) be a nontrivial circuit injection, where E are the edges of G, C are the circuits of G, and C properly contains C . Let C be a circuit of G, |C| = 2N, q a vertex of G not on C, e an edge of G adjacent to q and some vertex v of C, and e an edge of C adjacent to v.
Then P = (C − {e}) ∪ {e } is a Hamiltonian path of G (i.e., a path which contains every vertex) and P is a dependent set of {E, C }(since otherwise r(E, C ) = r(E, C ) = 2N and f must be trivial). Let T ∈ C , T / ∈ C , T ⊆ P.
Now T has at most 2N odd vertices, v 1 , . . . , v s , since the sum of the degrees of all the vertices of T is even and T has at most 2N + 1 vertices. Let C be a circuit of G which contains v 1 , . . . , v s . Let T ⊆ T be the set of edges of T not contained in C . Then T ⊆ P is the union of vertex disjoint paths P 1 , . . . , P k and the endpoints b i , e i of P i are on C .Let C i be one of the two paths in C with endpoints b i , e i of P i are on C . Let C i be one of the two paths in C with endpoints b i , e i and define k circuits of G by C i = C i ∪ P i , i = 1, . . . , k.
Then T ⊕ C i ⊕ · · · ⊕ C k ⊆ C contradicting the definition of T . Thus there are graphs which are not Hamiltonian for which no nontrivial map exists.
Remark. The duals of the matroids of complete graphs of order 5 or more provide a counter example to the assertion that an n exists such that if a binary matroid M has a connectivity n no nontrivial map f : M → M exists, where M is a binary matroid. For if G n is the complete graph of n vertices let M n =< B n ∪ {E n } > min , where E n = E(G n ) and B n is the set of bonds of G n . Then f : M n → M n , where M n is the dual of G n , and f is the identity map, is a nontrivial map, since a ⊕ E n ⊂ b for a, b ∈ B n when n ≥ 5
and a 1 ⊕ · · · ⊕ a k where a i ∈ B n , 1 ≤ i ≤ k.
